Electrically isolated base plate
Industrial standard package
Simplified mechanical design, rapid assembly
Pressure contact

Single Thyristor Module
For Phase Control
MT1-240-65-B0

Mean on-state current					I_{TAV}		240 A				
Repetitive peak off-state voltage					V_{DRM}		4600 ÷ 6500 V				
Repetitive peak reverse voltage					V_{RRM}						
Turn-off time					t_q		630 µs				
V_{DRM}, V_{RRM}, V	4600	4800	5000	5200	5400	5600	5800	6000	6200	6400	6500
Voltage code	46	48	50	52	54	56	58	60	62	64	65
T_j, °C	– 40 ÷ 125										

MT1





All dimensions in millimeters (inches)

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I_{TAV}	Mean on-state current	A	240	T_c=83 °C;	
I_{TRMS}	RMS on-state current	A	376	180° half-sine wave; 50 Hz	
I_{TSM}	Surge on-state current	kA	4.0 4.5	T_j=$T_{j\,max}$ T_j=25 °C	180° half-sine wave; t_p=10 ms; single pulse; V_D=V_R=0 V; Gate pulse: I_G=2 A; t_{GP}=50 µs; di_G/dt≥1 A/µs
			4.0 4.5	T_j=$T_{j\,max}$ T_j=25 °C	180° half-sine wave; t_p=8.3 ms; single pulse; V_D=V_R=0 V; Gate pulse: I_G=2 A; t_{GP}=50 µs; di_G/dt≥1 A/µs
I^2t	Safety factor	$A^2s\cdot10^3$	80 100	T_j=$T_{j\,max}$ T_j=25 °C	180° half-sine wave; t_p=10 ms; single pulse; V_D=V_R=0 V; Gate pulse: I_G=2 A; t_{GP}=50 µs; di_G/dt≥1 A/µs
			60 80	T_j=$T_{j\,max}$ T_j=25 °C	180° half-sine wave; t_p=8.3 ms; single pulse; V_D=V_R=0 V; Gate pulse: I_G=2 A; t_{GP}=50 µs; di_G/dt≥1 A/µs
BLOCKING					
V_{DRM}, V_{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	4600÷6500	$T_{j\,min}$< T_j <$T_{j\,max}$; 180° half-sine wave; 50 Hz; Gate open	
V_{DSM}, V_{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	4700÷6600	$T_{j\,min}$< T_j <$T_{j\,max}$; 180° half-sine wave; single pulse; Gate open	
V_D, V_R	Direct off-state and Direct reverse voltages	V	$0.6\cdot V_{DRM}$ $0.6\cdot V_{RRM}$	T_j=$T_{j\,max}$; Gate open	
TRIGGERING					
I_{FGM}	Peak forward gate current	A	8	T_j=$T_{j\,max}$	
V_{RGM}	Peak reverse gate voltage	V	5		
P_G	Gate power dissipation	W	4	T_j=$T_{j\,max}$ for DC gate current	
SWITCHING					
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive (f=1 Hz)	A/µs	400	T_j=$T_{j\,max}$; V_D=$0.67\cdot V_{DRM}$; I_{TM}=2 I_{TAV}; Gate pulse: I_G=2 A; t_{GP}=50 µs; di_G/dt≥2 A/µs	
THERMAL					
T_{stg}	Storage temperature	°C	-40 ÷ 50		
T_j	Operating junction temperature	°C	-40 ÷ 125		
MECHANICAL					
a	Acceleration under vibration	m/s^2	50		

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions
ON-STATE				
V_{TM}	Peak on-state voltage, max	V	2.80	T_j=25 °C; I_{TM}=785 A
$V_{T(TO)}$	On-state threshold voltage, max	V	1.10	T_j=$T_{j\,max}$; 0.5 π I_{TAV} < I_T < 1.5 π I_{TAV}
r_T	On-state slope resistance, max	mΩ	2.500	
I_L	Latching current, max	mA	1000	T_j=25 °C; V_D=12 V; Gate pulse: I_G=2 A; t_{GP}=50 μs; di_G/dt≥1 A/μs
I_H	Holding current, max	mA	300	T_j=25 °C; V_D=12 V; Gate open
BLOCKING				
I_{DRM}, I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	250	T_j=$T_{j\,max}$; V_D=V_{DRM}; V_R=V_{RRM}
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage[1], min	V/μs	1000	T_j=$T_{j\,max}$; V_D=0.67·V_{DRM}; Gate open
TRIGGERING				
V_{GT}	Gate trigger direct voltage, max	V	4.00 2.50 2.00	T_j= $T_{j\,min}$ T_j=25 °C T_j= $T_{j\,max}$ V_D=12 V; I_D=3 A; Direct gate current
I_{GT}	Gate trigger direct current, max	mA	400 250 200	T_j= $T_{j\,min}$ T_j= 25 °C T_j= $T_{j\,max}$
V_{GD}	Gate non-trigger direct voltage, min	V	0.35	T_j=$T_{j\,max}$; V_D=0.67·V_{DRM}; Direct gate current
I_{GD}	Gate non-trigger direct current, min	mA	15.00	
SWITCHING				
t_{gd}	Delay time	μs	3.50	T_j=25 °C; V_D=1500 V; I_{TM}=I_{TAV}; di/dt=200 A/μs; Gate pulse: I_G=2 A; V_G=20 V; t_{GP}=50 μs; di_G/dt=2 A/μs
t_q	Turn-off time[2], max	μs	630	dv_D/dt=50 V/μs; T_j=$T_{j\,max}$; I_{TM}= I_{TAV}; di_R/dt=-10 A/μs; V_R=100V; V_D=0.67 V_{DRM};
Q_{rr}	Total recovered charge, max	μC	1690	T_j=$T_{j\,max}$; I_{TM}=240 A; di_R/dt=-5 A/μs; V_R=100 V
t_{rr}	Reverse recovery time, max	μs	44	
I_{rrM}	Peak reverse recovery current, max	A	77	
THERMAL				
R_{thjc}	Thermal resistance, junction to case per module	°C/W	0.0650	180° half-sine wave, 50 Hz
R_{thch}	Thermal resistance, case to heatsink per module	°C/W	0.0100	
INSULATION				
V_{ISOL}	Insulation test voltage	kV	3.00 3.60	Sine wave, 50 Hz; RMS t=1 min t=1 sec
MECHANICAL				
M_1	Mounting torque (M6)[3]	Nm	6.00	Tolerance ± 15%
M_2	Terminal connection torque (M10)[3]	Nm	12.00	Tolerance ± 15%
w	Weight, max	g	900	

PART NUMBERING GUIDE

MT	1	-	240	-	65	-	A2	C2	-	B0	-	N
	1		2		3		4	5	6	7		8

1. Thyristor module (MT)
2. Circuit Schematic
3. Average On-state Current, A
4. Voltage Code
5. Critical rate of rise of off-state voltage
6. Group of turn-off time (dv_D/dt=50 V/μs)
7. Package Type (M.B0)
8. Ambient Conditions:
   N – Normal

NOTES

[1] Critical rate of rise of off-state voltage

Symbol of group	A2
$(dv_D/dt)_{crit}$, V/μs	1000

[2] Turn-off time (dv_D/dt=50 V/μs)

Symbol of group	C2
t_q, μs	630

[3] The screws must be lubricated



Fig 1 – On-state characteristics of Limit device

Analytical function for On-state characteristic:

$$V_T = A + B \cdot i_T + C \cdot \ln(i_T + 1) + D \cdot \sqrt{i_T}$$

	Coefficients for max curves	
	T_j = 25°C	$T_j = T_{j\,max}$
A	1.1506604	0.8459333
B	0.0018523	0.0024834
C	0.0390706	0.0522700
D	-0.0024116	-0.0032403

On-state characteristic model (see Fig. 1)



Fig 2 – Transient thermal impedance Z_{thjc} vs. time t

Analytical function for Transient thermal impedance junction to case Z_{thjc} for DC:

$$Z_{thjc} = \sum_{i=1}^{n} R_i \left(1 - e^{-\frac{t}{\tau_i}}\right)$$

Where ***i*** = 1 to ***n***, ***n*** is the number of terms in the series.

t = Duration of heating pulse in seconds.

Z_{thjc} = Thermal resistance at time t.

R_i = Amplitude of p_{th} term.

τ_i = Time constatnt of r_{th} term.

i	1	2	3	4	5	6
R_i, K/W	0.0344	0.0112	0.01635	0.0006528	0.001791	0.0001363
τ_i, s	3.132	1.000	0.2335	0.01038	0.002348	0.0002448

Transient thermal impedance junction to case Z_{thjc} model (see Fig. 2)



Fig 3 – Gate characteristics – Trigger limits



Fig 4 - Gate characteristics – Power curves



Fig 5 – Maximum recovered charge Q_{rr-i} (integral) vs. commutation rate di_R/dt



Fig 6 – Maximum recovered charge Q_{rr} vs. commutation rate di_R/dt (25% chord)



Fig 7 – Maximum reverse recovery current I_{rrM} vs. commutation rate di_R/dt



Fig 8 – Maximum recovery time t_{rr} vs. commutation rate di_R/dt (25% chord)



Fig. 9 - Mean on-state power dissipation P_{TAV} vs. mean on-state current I_{TAV} for sinusoidal current waveforms at different conduction angles (f=50Hz, DSC)



Fig. 10 – Mean on-state power dissipation P_{TAV} vs. mean on-state current I_{TAV} for rectangular current waveforms at different conduction angles and for DC (f=50Hz, DSC)



Fig. 11 – Mean on-state current I_{TAV} vs. case temperature T_C for sinusoidal current waveforms at different conduction angles (f=50Hz, DSC)



Fig. 12 - Mean on-state current I_{TAV} vs. case temperature T_C for rectangular current waveforms at different conduction angles and for DC (f=50Hz, DSC)



Fig. 13 – Maximum surge on-state current I_{TSM} and safety factor I^2t vs. pulse length t_p

Fig. 14 - Maximum surge on-state current I_{TSM} vs. number of pulses n_p