


Electrically isolated base plate
 Industrial standard package
 Simplified mechanical design, rapid assembly
 Pressure contact

Double Thyristor Module For Phase Control **MTx-630-28-D**

Mean on-state current	I_{TAV}	630 A
Repetitive peak off-state voltage	V_{DRM}	2000 ÷ 2800 V
Repetitive peak reverse voltage	V_{RRM}	
Turn-off time	t_q	320 μ s
V_{DRM}, V_{RRM}, V	2600	2800
Voltage code	26	28
$T_j, ^\circ C$	$-40 \div 125$	



All dimensions in millimeters (inches)

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I _{TAV}	Mean on-state current	A	630 580	T _c =80 °C; T _c =85 °C; 180° half-sine wave; 50 Hz	
I _{TRMS}	RMS on-state current	A	989	T _c =80 °C; 180° half-sine wave; 50 Hz	
I _{TSM}	Surge on-state current	kA	21.0 24.0	T _j =T _j max T _j =25 °C	180° half-sine wave; t _p =10 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 μs; di _G /dt≥1 A/μs
			22.0 25.0	T _j =T _j max T _j =25 °C	180° half-sine wave; t _p =8.3 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 μs; di _G /dt≥1 A/μs
I ² t	Safety factor	A ² s·10 ³	2200 2800	T _j =T _j max T _j =25 °C	180° half-sine wave; t _p =10 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 μs; di _G /dt≥1 A/μs
			2000 2500	T _j =T _j max T _j =25 °C	180° half-sine wave; t _p =8.3 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 μs; di _G /dt≥1 A/μs
BLOCKING					
V _{DRM} , V _{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	2600÷2800	T _{j min} < T _j <T _j max; 180° half-sine wave; 50 Hz; Gate open	
V _{DSM} , V _{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	2700÷2900	T _{j min} < T _j <T _j max; 180° half-sine wave; single pulse; Gate open	
V _D , V _R	Direct off-state and Direct reverse voltages	V	0.6·V _{DRM} 0.6·V _{RRM}	T _j =T _j max; Gate open	
TRIGGERING					
I _{FGM}	Peak forward gate current	A	8	T _j =T _j max	
V _{RGM}	Peak reverse gate voltage	V	5		
P _G	Gate power dissipation	W	4	T _j =T _j max for DC gate current	
SWITCHING					
(di _T /dt) _{crit}	Critical rate of rise of on-state current non-repetitive (f=1 Hz)	A/μs	400	T _j =T _j max; V _D =0.67·V _{DRM} ; I _{TM} =2 I _{TAV} ; Gate pulse: I _G =2 A; t _{GP} =50 μs; di _G /dt≥2 A/μs	
THERMAL					
T _{stg}	Storage temperature	°C	-40 ÷ 50		
T _j	Operating junction temperature	°C	-40 ÷ 125		
T _{c op}	Operating temperature	°C	-40 ÷ 125		
MECHANICAL					
a	Acceleration under vibration	m/s ²	50		

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions	
ON-STATE					
V _{TM}	Peak on-state voltage, max	V	1.40	T _j =25 °C; I _{TM} =1978 A	
V _{T(TO)}	On-state threshold voltage, max	V	0.95	T _j =T _j max;	
r _T	On-state slope resistance, max	mΩ	0.300	0.5 π I _{TAV} < I _T < 1.5 π I _{TAV}	
I _L	Latching current, max	mA	1500	T _j =25 °C; V _D =12 V; Gate pulse: I _G =2 A; t _{GP} =50 μs; di _G /dt≥1 A/μs	
I _H	Holding current, max	mA	300	T _j =25 °C; V _D =12 V; Gate open	
BLOCKING					
I _{DRM} , I _{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	200	T _j =T _j max; V _D =V _{DRM} ; V _R =V _{RRM}	
(dv _D /dt) _{crit}	Critical rate of rise of off-state voltage ¹⁾ , min	V/μs	1000	T _j =T _j max; V _D =0.67 V _{DRM} ; Gate open	
TRIGGERING					
V _{GT}	Gate trigger direct voltage, max	V	4.00 2.50 2.00	T _j = T _j min T _j =25 °C T _j = T _j max	V _D =12 V; I _D =3 A; Direct gate current
I _{GT}	Gate trigger direct current, max	mA	500 300 200	T _j = T _j min T _j = 25 °C T _j = T _j max	
V _{GD}	Gate non-trigger direct voltage, min	V	0.25	T _j =T _j max; V _D =0.67 V _{DRM} ;	
I _{GD}	Gate non-trigger direct current, min	mA	10.00	Direct gate current	
SWITCHING					
t _{gd}	Delay time	μs	2.50	T _j =25 °C; V _D =1500 V; I _{TM} =I _{TAV} ; di/dt=200 A/μs; Gate pulse: I _G =2 A; V _G =20 V; t _{GP} =50 μs; di _G /dt=2 A/μs	
t _q	Turn-off time ²⁾ , max	μs	320	dv _D /dt=50 V/μs; T _j =T _j max; I _{TM} = I _{TAV} ; di _R /dt=-10 A/μs; V _R =100V; V _D =0.67 V _{DRM} ;	
THERMAL					
R _{thjc}	Thermal resistance, junction to case			180° half-sine wave, 50 Hz	
	per module	°C/W	0.0250		
	per arm	°C/W	0.0500		
R _{thch}	Thermal resistance, case to heatsink				
	per module	°C/W	0.0080		
	per arm	°C/W	0.0160		
INSULATION					
V _{ISOL}	Insulation test voltage	kV	3.00	Sine wave, 50 Hz;	
			3.60	RMS t=60 sec	
MECHANICAL					
M ₁	Mounting torque (M8) ³⁾	Nm	9.00	Tolerance ± 15%	
M ₂	Terminal connection torque (M12) ³⁾	Nm	18.00	Tolerance ± 15%	
w	Weight, max	g	4100		

PART NUMBERING GUIDE										NOTES		
MT	3	-	630	-	28	-	A2	K2	-	D	-	N
1	2		3		4		5	6		7		8
1.	Thyristor module (MT)											
	Thyristor – Diode module (MT/D)											
	Diode – Thyristor module (MD/T)											
2.	Circuit Schematic:											
	3 – serial connection											
	4 – common Cathode											
	5 – common Anode											
3.	Average On-state Current, A											
4.	Voltage Code											
5.	Critical rate of rise of off-state voltage											
6.	Group of turn-off time ($dv_D/dt=50\text{ V}/\mu\text{s}$)											
7.	Package Type (M.D.)											
8.	Ambient Conditions:											
	N – Normal											



UL certified file-No. E255404