Electrically isolated base plate
Industrial standard package
Simplified mechanical design, rapid assembly
Pressure contact

Double Thyristor Module For Phase Control MTx-630-28-D

Mean on-state current		I_{TAV}	630 A
Repetitive peak off-state voltage		V_{DRM}	2000 ÷ 2800 V
Repetitive peak reverse voltage		V_{RRM}	
Turn-off time		t_q	320 µs
V_{DRM}, V_{RRM}, V	2600		2800
Voltage code	26		28
T_j, °C	– 40 ÷ 125		

MT3		MT4		MT5	
					



MT/D3	MD/T3	MT/D4	MD/T4	MT/D5	MD/T5
					

All dimensions in millimeters (inches)

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I_{TAV}	Mean on-state current	A	630 580	T_c=80 °C; T_c=85 °C; 180° half-sine wave; 50 Hz	
I_{TRMS}	RMS on-state current	A	989	T_c=80 °C; 180° half-sine wave; 50 Hz	
I_{TSM}	Surge on-state current	kA	21.0 24.0	T_j=$T_{j\,max}$ T_j=25 °C	180° half-sine wave; t_p=10 ms; single pulse; V_D=V_R=0 V; Gate pulse: I_G=2 A; t_{GP}=50 µs; di_G/dt≥1 A/µs
			22.0 25.0	T_j=$T_{j\,max}$ T_j=25 °C	180° half-sine wave; t_p=8.3 ms; single pulse; V_D=V_R=0 V; Gate pulse: I_G=2 A; t_{GP}=50 µs; di_G/dt≥1 A/µs
I^2t	Safety factor	$A^2s\cdot10^3$	2200 2800	T_j=$T_{j\,max}$ T_j=25 °C	180° half-sine wave; t_p=10 ms; single pulse; V_D=V_R=0 V; Gate pulse: I_G=2 A; t_{GP}=50 µs; di_G/dt≥1 A/µs
			2000 2500	T_j=$T_{j\,max}$ T_j=25 °C	180° half-sine wave; t_p=8.3 ms; single pulse; V_D=V_R=0 V; Gate pulse: I_G=2 A; t_{GP}=50 µs; di_G/dt≥1 A/µs
BLOCKING					
V_{DRM}, V_{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	2600÷2800	$T_{j\,min}$< T_j <$T_{j\,max}$; 180° half-sine wave; 50 Hz; Gate open	
V_{DSM}, V_{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	2700÷2900	$T_{j\,min}$< T_j <$T_{j\,max}$; 180° half-sine wave; single pulse; Gate open	
V_D, V_R	Direct off-state and Direct reverse voltages	V	$0.6\cdot V_{DRM}$ $0.6\cdot V_{RRM}$	T_j=$T_{j\,max}$; Gate open	
TRIGGERING					
I_{FGM}	Peak forward gate current	A	8	T_j=$T_{j\,max}$	
V_{RGM}	Peak reverse gate voltage	V	5		
P_G	Gate power dissipation	W	4	T_j=$T_{j\,max}$ for DC gate current	
SWITCHING					
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive (f=1 Hz)	A/µs	400	T_j=$T_{j\,max}$; V_D=$0.67\cdot V_{DRM}$; I_{TM}=2 I_{TAV}; Gate pulse: I_G=2 A; t_{GP}=50 µs; di_G/dt≥2 A/µs	
THERMAL					
T_{stg}	Storage temperature	°C	-40 ÷ 50		
T_j	Operating junction temperature	°C	-40 ÷ 125		
$T_{c\,op}$	Operating temperature	°C	-40 ÷ 125		
MECHANICAL					
a	Acceleration under vibration	m/s^2	50		

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions	
ON-STATE					
V_{TM}	Peak on-state voltage, max	V	1.40	T_j=25 °C; I_{TM}=1978 A	
$V_{T(TO)}$	On-state threshold voltage, max	V	0.95	T_j=$T_{j\,max}$; 0.5 π I_{TAV} < I_T < 1.5 π I_{TAV}	
r_T	On-state slope resistance, max	mΩ	0.300		
I_L	Latching current, max	mA	1500	T_j=25 °C; V_D=12 V; Gate pulse: I_G=2 A; t_{GP}=50 μs; di_G/dt≥1 A/μs	
I_H	Holding current, max	mA	300	T_j=25 °C; V_D=12 V; Gate open	
BLOCKING					
I_{DRM}, I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	200	T_j=$T_{j\,max}$; V_D=V_{DRM}; V_R=V_{RRM}	
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage[1], min	V/μs	1000	T_j=$T_{j\,max}$; V_D=0.67·V_{DRM}; Gate open	
TRIGGERING					
V_{GT}	Gate trigger direct voltage, max	V	4.00 2.50 2.00	T_j= $T_{j\,min}$ T_j=25 °C T_j= $T_{j\,max}$	V_D=12 V; I_D=3 A; Direct gate current
I_{GT}	Gate trigger direct current, max	mA	500 300 200	T_j= $T_{j\,min}$ T_j= 25 °C T_j= $T_{j\,max}$	
V_{GD}	Gate non-trigger direct voltage, min	V	0.25	T_j=$T_{j\,max}$; V_D=0.67·V_{DRM}; Direct gate current	
I_{GD}	Gate non-trigger direct current, min	mA	10.00		
SWITCHING					
t_{gd}	Delay time	μs	2.50	T_j=25 °C; V_D=1500 V; I_{TM}=I_{TAV}; di/dt=200 A/μs; Gate pulse: I_G=2 A; V_G=20 V; t_{GP}=50 μs; di_G/dt=2 A/μs	
t_q	Turn-off time[2], max	μs	320	dv_D/dt=50 V/μs; T_j=$T_{j\,max}$; I_{TM}= I_{TAV}; di_R/dt=-10 A/μs; V_R=100V; V_D=0.67 V_{DRM};	
THERMAL					
R_{thjc}	Thermal resistance, junction to case			180° half-sine wave, 50 Hz	
	per module	°C/W	0.0250		
	per arm	°C/W	0.0500		
R_{thch}	Thermal resistance, case to heatsink				
	per module	°C/W	0.0080		
	per arm	°C/W	0.0160		
INSULATION					
V_{ISOL}	Insulation test voltage	kV	3.00	Sine wave, 50 Hz; RMS	t=60 sec
			3.60		t=1 sec
MECHANICAL					
M_1	Mounting torque (M8)[3]	Nm	9.00	Tolerance ± 15%	
M_2	Terminal connection torque (M12)[3]	Nm	18.00	Tolerance ± 15%	
w	Weight, max	g	4100		

PART NUMBERING GUIDE

MT	3	-	630	-	28	-	A2	K2	-	D	-	N
1	2		3		4		5	6		7		8

1. Thyristor module (MT)
   Thyristor – Diode module (MT/D)
   Diode – Thyristor module (MD/T)
2. Circuit Schematic:
   3 – serial connection
   4 – common Cathode
   5 – common Anode
3. Average On-state Current, A
4. Voltage Code
5. Critical rate of rise of off-state voltage
6. Group of turn-off time (dv_D/dt=50 V/μs)
7. Package Type (M.D)
8. Ambient Conditions:
   N – Normal

NOTES

[1] Critical rate of rise of off-state voltage

Symbol of group	A2
$(dv_D/dt)_{crit}$, V/μs	1000

[2] Turn-off time (dv_D/dt=50 V/μs)

Symbol of group	K2
t_q, μs	320

[3] The screws must be lubricated

UL certified file-No. E255404